You are here:
  • ››
  • ››
  • ››

Show simple item record

Field
Value
Schema
contributor.author
Besim Mustafa
dc
date.accessioned
2011-09-30T11:00:38Z
dc
date.available
2011-09-30T11:00:38Z
dc
identifier
http://www.teach-sim.com
dc
identifier.uri
http://dspace.jorum.ac.uk/xmlui/handle/10949/15945
dc
description
A simulation package which includes a CPU simulator (with RISC architecture using Harvard style memory with data and instruction cache simulators, a 5-stage pipeline simulator with jump prediction), an OS simulator (inc. a deadlock simulator and virtual memory simulator) and a compiler/assembler (with performance and size optimizations and static out of order instruction optimization). All simulations are integrated in one educational package and support each other as in the real modern computer systems.
dc
relation
WEB_LINK
dc
relation.uri
http://www.teach-sim.com
dc
rights
Attribution-Noncommercial-Share Alike 2.0 UK: England & Wales
dc
rights.uri
http://creativecommons.org/licenses/by-nc-sa/2.0/uk/
dc
subject
simulation
dc
subject
visualization
dc
subject
compiler
dc
subject
assembler
dc
subject
scheduler
dc
subject
memory manager
dc
subject
caches
dc
subject
computer architecture
dc
subject
operating systems
dc
subject
cpu instructions
dc
subject
cpu pipeline
dc
title
CPU-OS Simulator
dc
audience
HE
dc
subject.jacs3
Computer science
dc
subject.jacs3code
I100
dc
oer
true
jmd
resourceClass
Web link
jmd
community
Higher Education
jmd


Files in this item

Files Size Format View

There are no files associated with this item.

 

Show simple item record

Attribution-Noncommercial-Share Alike 2.0 UK: England & Wales Except where otherwise noted, this item's license is described as Attribution-Noncommercial-Share Alike 2.0 UK: England & Wales

My Account